A novel lateral surface superlattice (LSSL) device structure based on Schottky barrier height (SBH) difference produced by periodic insertion of Si interface control layer (Si ICL) stripes is proposed, fabricated and characterized. Two-dimensional computer simulation was performed first to gain information on basic design considerations. An electron beam induced current (EBIC) study on the fabricated device directly confirmed SBH modulation by Si ICL stripes. The devices showed periodic oscillations of drainconductance and transconductance at low temperatures up to 10K whose behavior was distinctly different from that of previous split-gate devices. The mechanism of these oscillations was explained by a sequential resonant tunneling model. According to a quantitative analysis of the data, SBH difference of 70 150meV was produced at the metalsemiconductor interface and it produced quantized levels with the separation of 2-3meV at heterointerface.
Introduction
Recently, a number of quantum devices are realized on compound semiconductors by utilizing the so-called split-gate structure. One of them is the so-called lateral surface superlattice (LSSL) which is practically interesting because it has a planar geometry and is expected to be capable of producing useful negative differential resistance (NDR) characteristics at extremely high frequencies extending into THz region. 1,2) The basic operation is based on the negative mass effect by mini-band formation in the periodical potential. A number of attempts have already been made to realizing split-gate type LSSLs. [3] [4] [5] In the split-gate structure, modulation of the confinement potential for the two dimensional electron gas (2DEG) at the heterointerface is achieved through the surface potential difference on its top surface. Namely, the surface potential underneath a Schottky metal is usually higher for electrons than on the free surface, and this difference is utilized. However, it is well known that a large amount of surface states exists on the free surfaces of GaAs and related materials. These states not only reduce the potential difference through Fermi level pinning but also tend to make the device design and performance complex, unstable and irreproducible.
An alternative approach is either to modulate the surface-to-2DEG distance 6) or to modulate the Schottky barrier height (SBH).
Unfortunately, the former requires large thickness variations to achieve significant potential modulations, and the latter is known to be difficult due to so-called Fermi level pinning phenomenon. In this regard, however, our group has reported recently that the SBH of compound semiconductor Schottky barriers can be changed over a wide range of a few hundred meV by inserting silicon interface control layer (Si ICL) with suitable thickness and doping. [7] [8] [9] The purpose of this paper is to propose, and fabricate and characterize a novel LSSL structure which utilizes the technique of SBH control by doped Si ICLs. In the novel structure, the periodic modulation of the potentials is created at the surface by lateral arrangement of Schottky barriers having different SBH values and it gives rise to potential modulation at the heterointerface. The surface is totally covered by metal and operates as the gate. As compared with the split-gate structure it can produce larger variation of potential at the heterointerface.
It also enables one to avoid the complexity and uncertainty of the airexposed free surface of the semiconductor.
In this paper, the structure and basic design of the novel LSSL are presented and discussed first. Next, the fabrication process is introduced.
Then the results of the characterization of the novel structure by electron beam induced current (EBIC) measurements and current-voltage measurements at low temperature are presented and finally the current transport mechanism for observed oscillations of transconductance and drainconductance is discussed.
Novel LSSL Structure and Its Basic Design

Structure of novel LSSL
The structure of the novel LSSL devices is shown in Fig.1 . As shown in Fig.1(a) , its plan view has an standard field-effect transistor (FET) structure with a gate length, L g , and a gate width, W g , except for the grating gate region whose cross-sectional view is shown in Fig.1(b) . This is the essential part of the device, and here potential modulation is produced by SBH control by doped Si ICL stripes which are periodically inserted with a period of a at the top metal-semiconductor (M-S) interface of a conventional AlGaAs/GaAs modulation doped structure with a surface to 2DEG distance, D, and the doping of the carrier supply layer, N D . Figure 2 shows the basic concept of the SBH control by doped Si ICL layers for metal/n-GaAs system which was previously reported by our group. 7-8) It is well known that the Fermi level at the M-S interface of GaAs is firmly pinned, making the SBH of n-GaAs always remain in the range of 800~900meV independent of the metal workfunction as shown in Fig.2(a) . However, by inserting a Si ICL with the thickness t ICL doped with high concentration of donors or acceptors at the M-S interface, strong doping dipoles are created at the interface and SBH values are modified, although the Fermi level at metal/Si ICL interface is firmly pinned. The band diagram for the case of SBH reduction on n-type GaAs by Si ICL doped with donors is shown in Fig.2(b) . The Si ICL needs to be very thin, being a few nm, so that it retains psedomorphic matching with GaAs and that no Fermi level pinning takes place at the Si ICL/GaAs interface. It should be highly doped in the range of 10 20 cm -3 to produce strong dipoles within a thin thickness. According to previous experiments, the SBH of Al/Si ICL/n-GaAs Schottky barriers could be changed systematically over 200meV with As dopeing. 7, 8) Therefore, inserting doped Si ICL stripes with SBH=f Bn1 periodically at n-GaAs Schottky interface with SBH=f Bn2 without Si ICL, periodic square-wave modulation of potential between f Bn1 and f Bn2 should be created at the top surface of the structure, which then modulate potential at the AlGaAs/GaAs heterointerface as shown in Fig.1 (b).
Basic design considerations
In order to have ideas about the relationships among the surface potential difference, Df Bn , at the top M-S interface, the modulation shape and amplitude of potential at the heterointerface and the quantum states Although the surface potential at M-S interface varies in a square-wave fashion, the result of calculation in Fig.3(a) shows that the shape of the potential at heterointerface quickly becomes sinusoidal due to long range isotropic nature of the Coulomb force. It is also seen that both of the full amplitude of the sinusoidal potential modulation V 0 and Fermi level position E F with respect to the edge of GaAs conduction band, E C , vary very much with the gate bias. In order to clarify possible differences in potential distribution with the split-gate device, a similar calculation was made for the latter with the same dimensions and doping. The result is shown in Fig.3 shown. We see that using quantized levels with spacings of a few meV should be realized with Df B of a few hundred meV. Rigorously speaking, the spacing of the levels decreases towards higher energies because of the sinusoidal shape, but its effect was found to be very small by a rigorous numerical analysis.
Fabrication of Novel LSSL
The fabrication process of the LSSL device consisted of five major steps. They are;
(1) MBE growth of Al 0.3 Ga 0.7 As/GaAs heterostructure wafer, (2), using an ultra high vacuum (UHV)-based system including a molecular beam epitaxy (MBE) chamber and a metal deposition chamber connected with an UHV transfer chamber. The n + -AlGaAs layer had a thickness of 50nm and Si doping of 1x10 18 cm -3 .
The doped Si ICL grown by MBE at the substrate temperature of 250¡C had a thickness of t ICL =2nm and an estimated As doping of 3x10 20 cm -3 . As doping was done by irradiation of As flux during growth of the Si ICL. The film of Al metal layer had a thickness of 40nm deposited in UHV on the Si ICL.
After formation of the starting structure described above, the sample was taken out to the air and the steps (3) and (4) were carried out.
Ni/Ge/Au ohmic electrodes were formed as the source and drain. Then, in the final step (5) of grating gate formation, the Al film and Si ICL was periodically removed by using electron beam lithography and wet chemical etching as shown in Fig.5(b) . Then, the second Al metal was deposited over the whole wafer as shown in Fig.5(c) and finally the gate electrode pattern was defined by photolithography and wet etching.
We fabricated and characterized four samples, A, B, C and D, having nominally the same structure and dimensions. The period a of the grating gate was chosen to be a=200nm. Macroscopic gate dimensions were L g =14µm and W g =54µm, respectively. Out of four samples, the sample A was used for SEM/EBIC study in a destructive fashion and the samples B, C and D for electrical characterization.
Characterization of Novel LSSL
SEM/EBIC study
The plan-view SEM images of the grating gate are shown in Fig.6 . The corresponding schematic illustration of the EBIC image is also shown. In the EBIC measurement, an electron beam is irradiated on the cleaved surface of sample A, and the generated carriers were detected as a current in an external circuit. 10) This measurement was found to be extremely powerful for investigation of the potential in nanometer-scale structures. 11) In our EBIC system, the lateral resolution was estimated to be about 50nm at the electron beam energy of 10kV. Thus, if there is any potential modulation in the present sample, it should be detectable. 9)
As shown in Fig.7(b) , the EBIC image exhibited a clear periodic pattern. The periodic pattern had the same period with the fabricated grating structure, whereas no such pattern was observed in the SEM image in Fig.7(a) . The periodic signal pattern are located at the M-S interface region, and it was confirmed that the dark and bright regions in the image corresponded to the M-S interfaces with and without As doped Si ICL, respectively. Since brighter regions correspond to regions with higher electric fields, the observed EBIC image indicates that the M-S interface region without doped Si ICL should posses higher fields than those with Si ICL. Thus, the EBIC study directly confirmed that periodic variation of electrostatic potential in nanometer scale could be produced at the M-S interface by doped Si ICL stripes whose thickness is only 2nm.
Drainconductance oscillation
The fabricated LSSL devices showed reasonably good field-effect performance on a macroscopic scale as seen in drain current -drain voltage (I DS -V DS ) characteristics of sample B shown in Fig.8(a) . Here, V G denotes the gate-to-source voltage. However, periodic occurrence of dips are also recognized in the I DS -V DS characteristic in Fig.8(a) 
Transconductance oscillation
Measurement of the transconductance was made under extremely small drain voltage V DS , so that the effect of electric field in the direction of electron transport becomes negligible. Figure 9 large values of V DS were used, and this resulted in more complex pattern than that for low V DS . As seen in Fig.10(a) , at 2.5K, the transconductance oscillation structure was clearly observed. At 10K, the shape of the oscillation pattern remained more or less the same, but the oscillation amplitude became smaller. On the other hand, the oscillation completely vanished at 77K. This temperature dependence suggests that the observed transconductance oscillation due to quantum effects.
Temperature dependence of transconductance
Discussion
The fabricated novel LSSL devices showed consistently oscillatory behavior in their drainconductance and transconductance at low temperatures up to 10K. The origin of the observed two kinds of oscillatory behavior can be explained in terms of the sequential resonant tunneling model shown in Fig.11 , as suggested previously for split-gate LSSL devices. 4) Namely, the periodic variation of the potential results in the formation of multiple quantized levels shown in Fig.11 Then, the transconductance oscillation can be explained as follows according to Fig.11(a) . As the V DS was sufficiently low in the I DS -V G measurement, the position of each quantized level in neighboring wells aligns horizontally as shown in Fig.11(a) . The Fermi level (E F ) also aligns horizontally and its position is controlled by V G. Sweeping V G , the sequential tunneling takes place only when E F agrees with one of the quantized levels with possible small broadenings. If such a condition is not met, the resonant tunneling process is prohibited, and the current produces a dip. Then the conductance changes periodically by sweeping V G , resulting in the transconductance oscillation.
On the other hand, the drainconductance oscillation can be explained by Fig.11(b) . Since measurements were performed under high V DS condition, it is now possible that one quantized level in one well aligns with other quantized level in the neighboring wells in a staggered fashion as shown in Fig.11(b) . The sequential resonant tunneling takes place with energy loss and it occurs when the amount of the loss is equal to integral multiple of the energy separation of the quantized levels. Thus, drainconductance oscillation can be observed by sweeping source drain voltage.
On the basis of the above qualitative explanation, one could make a more quantitative discussion. A remarkable feature of the observed transconductance oscillation in Fig.9(a) and (b) , is occurrence of regular periodic oscillation with a small gate voltage period of a few mV. In contrast to this, previous split-gate LSSL devices showed more nonuniform and larger periods of gate voltages of about 8-15mV for the same value of a=200nm. 3) This difference can be understood in terms of the difference in the E F -V G relation discussed earlier in Section 2.2. As compared with split-gate device, the present device changes E F -E Cmin more rapidly with V G , and the relation becomes remarkably linear near pinch-off as seen in Fig.4(a) . Thus, regular occurrence of dip in Fig.9(a) and (b) can be understood in terms of linear sweep of Fermi level though equally spaced quantized levels. Then, using the relation of ,
where AEV Gdip is the gate voltage period of g m dip, and the values of ( ¶E F / ¶V G ) near pinch off Å 0.7, one can obtain the estimated values of AEE as shown in Table I from the observed values of AEV Gdip .
On the other hand, in the case of drainconductance oscillation, AEE should satisfy the following relation, on the basis of the model in Fig.11 (b).
where AEV DSdip is the period of the drainconductance oscillation. Here, it is assumed that the electric field under the gate is uniform. Since the drainconductance oscillation was observed in the saturation region, there is a possibility that AEE may be overestimated due to electric field concentration near drain region. However, as the estimation of AEE from the drainconductance was done in this study by using the I-V curves near the drain current pinch-off, where the channel under the gate is almost uniformly near pinch-off and such concentration of electric filed near the drain does not seem to be large. According to Fig.8(a) , the observed periodicity AEV DSdip of the oscillation decreased rapidly with the increase of the gate voltage. Such a large change of periodicity with gate bias has not been observed in the previously split-gate type devices. 4, 5) This difference can also be explained by the difference in the gate control characteristic Namely, as seen in Fig.3 and Fig.4(a) , the potential amplitude is more sensitively changed in the present device than the split- To make comparison with the value of AEE from transconductance oscillation, AEE was estimated from the drainconductance oscillation near pinch-off, using Eq.(2). The result is given in Table I . The difference of the SBHs (AEf B ) estimated from the values of AEE using Fig.4(b) is also included in Table I . As seen in Table I As regards the SBH control capability achieved by Si ICL stripes in the present study, the value of AEf B is estimated to be AEf B =70~150meV
as shown in the Table I . These values are well consistent with the clear contrast of the EBIC image shown in Fig.7(b) . The estimated value of AEf B is somewhat smaller than the expected value of AEf B =200meV, but not unlikely because it can be very much affected by the details of Si ICL processing and metal deposition.
Conclusion
A novel LSSL device structure based on Schottky barrier height (SBH) control with Si interface control layers (Si ICL) was proposed and fabricated. The main conclusions are listed below:
(1) Basic design considerations were given by 2D computer simulation of potential. 
